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Abstract—As memory density continues to grow in
modern systems, accurate analysis of SRAM stability is
increasingly important to ensure high yields. Traditional
static noise margin metrics fail to capture the dynamic
characteristics of SRAM behavior, leading to expensive
over-design and disastrous under-design. One of the central
components of more accurate dynamic stability analysis
is the separatrix; however, its straightforward extraction
is extremely time-consuming, and efficient methods are
either non-accurate or extremely difficult to implement.
In this paper, we propose a novel algorithm for fast
separatrix tracing of any given SRAM topology, designed
with industry standard transistor models in nano-scaled
technologies. The proposed algorithm is applied to both
standard 6T SRAM bitcells, as well as previously proposed
alternative sub-threshold bitcells, providing up to three
orders-of-magnitude speedup, as compared to brute force
methods. In addition, for the first time, statistical Monte
Carlo separatrix distributions are plotted.
Index Terms—SRAM, Static Noise Margin, Dynamic
Noise Margin, Stability Analysis, Control Theory, Sepa-
ratrix, Phase Portrait, Monte Carlo Simulation
I. INTRODUCTION
As the predominant embedded memory tech-
nology in modern integrated circuits (IC), static
random access memory (SRAM) has become the
primary consumer of both power and silicon area
in nano-scaled IC systems. In order to integrate
the largest possible amount of SRAM, the tradi-
tional six-transistor (6T) SRAM bitcell has closely
followed the aggressive scaling of CMOS tech-
nologies, and has employed non-standard layouts
(“pushed rules”) to achieve even higher densities.
These trends, which according to the latest ITRS
update [1] are expected to continue for at least
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another decade, are accompanied by an unavoidable
increase in process variations, which lead to a loss
of data stability [2]. Supply voltage (VDD) scaling,
targeted at lowering the power consumption of both
core logic and SRAM blocks, further impedes the
robustness of SRAM bitcells due to reduced noise
margins and increased sensitivity to device param-
eter fluctuations. Furthermore, the high density and
chip area consumption of SRAM blocks makes them
susceptible to soft-errors (SER) caused by exter-
nal radiation, as well as other single-event-upsets
(SEU), such as those caused by coupled signals,
further impairing data integrity [3]. Data stability
has always been a central issue in SRAM design,
but due to the aforementioned trends, traditional
static noise margin (SNM) metrics for ensuring this
stability have become impossible to maintain along
with the aggressive scaling and density aspirations,
and are insufficient for measuring durability in high
radiation environments or due to SEUs [2]–[6].
The importance of dynamic noise modeling and
stability for both logic and SRAM circuits was
first noted over three decades ago [7]. However,
dynamic analysis unequivocally took a back seat to
SNM criteria for SRAM stability evaluation. Only
recently, due to the increasing challenges in achiev-
ing high SRAM yields in modern systems, have
dynamic noise margins (DNM) come into focus [2]–
[5], [8]–[17]. A primary challenge to the widespread
adoption of dynamic criteria is the ability to charac-
terize dynamic stability in a simple, straightforward
fashion, such as the single number SNM metric [6].
However, as opposed to static margins, which are
modeled with a constant DC serial noise source,
dynamic noise requires, at the minimum, a two-
dimensional noise source, characterized by both
amplitude and duration [3]. Therefore, despite sev-
eral attempts to define a single number metric for
DNM [2]–[5], [10]–[12], a toolbox of graphs and
metrics is still required to evaluate stability [10].
Of these, the most important is probably the well-
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Fig. 1. (a) Schematic of a 6T SRAM bitcell. (b) Conceptual definition of SNM. (c) Maximum square method for SNM calculation,
demonstrated upon a hold butterfly curve plot.
known “separatrix” [9], [11], [13].
In this paper, we present a novel algorithm for fast
and accurate separatrix tracing. While the majority
of the previously proposed methods [2], [5], [9],
[11], [13] can be applied only to a specifically and
rigorously modeled 6T bitcell, rely on non-accurate
transistor models, require a custom solver, cannot
take into consideration statistical device variations,
and/or are complex to implement, the proposed
algorithm:
• Is modular and topology independent, i.e. it can
be applied to any given bi-stable circuit.
• Uses technology provided device models (such
as the 40 nm BSIM4 models used for demon-
stration), providing the highest available accu-
racy.
• Is operated with any industry standard SPICE
solver, such as Cadence Spectre, used in this
paper.
• Can take into account global and local statisti-
cal variations, as provided with the technology
models.
• Is configurable to conveniently trade-off accu-
racy vs. runtime, as required.
• Is simple to comprehend, implement, and ap-
ply, providing the designer with an immediate
solution for separatrix tracing, and therefore
DNM analysis.
The proposed algorithm is shown to provide a
1000× speedup over brute-force separatrix tracing
with the same resolution. Consequently, these re-
duced run-times allow application of advanced and
complex analysis, previously unavailable, such as
statistical Monte Carlo (MC) simulation. In this
paper, for the first time, statistical separatrix dis-
tributions for SRAM bitcells are displayed. Fur-
thermore, the proposed algorithm is used to trace
the separatrix of various non-standard SRAM bitcell
circuits, designed for specific applications, such as
subthreshold operation [17]–[19].
The rest of the paper is organized as follows:
Section II provides an overview of SRAM stability
analysis from both a static and dynamic perspec-
tive, including its traditional limitations; Section
III presents the theory proving the existence of
the separatrix and leading to the development of
the proposed algorithm; the proposed algorithm is
presented in Section IV and shown to correctly trace
separatrices under statistical variations in Section
V; Section VI presents the separatrices of several
alternative SRAM topologies, as traced with the
proposed algorithm; and Section VII concludes the
paper.
II. SRAM STABILITY ANALYSIS
Since the widespread adoption of CMOS process
technology, the most common circuit for imple-
menting single-ported SRAM cells is the 6T bitcell,
shown in Fig. 1(a). The core of this cell is made up
of a pair of cross-coupled CMOS inverters (M1/M3
and M4/M6), which form a bi-stable circuit with
the stored data represented by the voltages of the
complementary internal data nodes (Q and QB). The
strong positive feedback between the two inverters
results in robust bi-stability, enabling high yields and
noise immunity, which have led to the popularity
of this topology. Most other SRAM solutions, such
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Fig. 2. SNM Distributions for a 40 nm 6T bitcell with VDD = 1V (10 K MC samples of global and local variations at 25◦C)
as multi-ported bitcells and bitcells targeted at sub-
threshold operation, are also based on this internal
core. Therefore, all discussions of SRAM stability
start, and often end, with analysis of the 6T cell.
Initial discussions of digital noise margins were
intended for logic gates [7], [20]–[22], primarily
focusing on the DC operating points of these cir-
cuits, as extracted from their voltage transfer char-
acteristics (VTC). With the 6T SRAM core made
up of a pair of logic gates, these discussions were
famously adapted for SRAM by Seevinck with
his groundbreaking paper from 1987 [6]. Seevinck
defined the SNM of an SRAM cell as the largest
serial voltage noise that can be oppositely applied
to the complementary data nodes of the 6T circuit
without losing bi-stability. The conceptual setup
of this definition is shown in Fig. 1(b), with Vn
representing the magnitude of the DC noise sources.
This definition had previously been shown to be
mathematically equivalent to several other popular
noise margin definitions for logic gates [21]. What
caused the breakthrough was Seevinck’s description
of a fast, simple, SPICE compatible method for
measuring one of these equivalent definitions—the
maximum square method.
The maximum square method, shown in Fig. 1(c),
defines digital noise margins as the side of the
largest square that can fit into the lobes of the
butterfly curve plot of a logic gate. Butterfly curves
are obtained by plotting the VTCs of odd and even
stages of a chain of inverting gates on a single
plot. As the cross-coupled inverter structure of the
6T SRAM essentially creates an infinite chain of
inverting gates, this plot appropriately shows the
DC characteristics of the bitcell. The logic levels
of the SRAM cell are represented by the two stable
operating points of this graph (the intersecting points
of the VTCs, marked as P0 and P1 in Fig. 1(c)),
with the middle intersection (marked as PS) a meta-
stable point. Inserting serial DC voltage sources of
opposite polarities at Q and QB causes the VTCs
to move towards each other, depleting the lobes
of the butterfly curves. If a voltage larger than the
side of the maximum square is applied, the VTCs
cease to intersect at three points, resulting in a loss
of bi-stability. Seevinck showed that by applying a
rotation transformation to the butterfly curves and
subsequently subtracting the two VTCs, the diagonal
length of the squares that fit into the lobes is plotted.
This enables a simple extraction of the maximum
square, using a single DC sweep and a rotation
circuit that can be implemented in any standard
circuit simulator.
One of the most important characteristics of the
Seevinck method for measuring SRAM stability is
its compatibility with statistic parametric analysis.
The SNM can be measured under MC statistical
sampling to provide stability distributions of SRAM
cells in light of global process variations and local
mismatch. An example distribution is shown in
Fig. 2(a) for a 40 nm 6T bitcell, biased at its nominal
1 V supply voltage. This distribution shows that not
only is the mean (µ) SNM relatively high (in this
case 298 mV), but it is non-negative over many
standard variations (σ). This analysis is used to
ensure high yield for millions of products, each con-
taining millions of bitcells. In addition, by simply
changing the node biases in the testbench, read and
write operations can be simulated, providing similar
distributions for read SNM (RSNM) and write SNM
(WSNM), as shown in Fig. 2(b) and 2(c), respec-
tively, for the same circuit. These metrics show
4depleted margins in terms of both mean and standard
deviation as compared to hold SNM, appropriately
tracking the increased sensitivity of the 6T circuit
during access operations. In addition, several alter-
native metrics for WSNM and RSNM have been
considered with various advantages and drawbacks
as compared to the Seevinck method [12], [23]–[25].
Despite being the de-facto standard for SRAM
stability, the SNM metric has many flaws. As a
static metric, it fails to capture the fundamental
non-linear dynamics of the 6T bitcell, as well as
the time-dependent characteristics of read, write,
and SEU events. It assumes infinite DC biases in
a standalone environment, rendering it unable to
capture the effects of the array architecture, pe-
ripheral circuitry, and power supplies. Finally, and
maybe most significantly, the SNM metric models a
non-physical noise source – a serial voltage source
with opposite polarities at the data nodes, which
on the one hand represents a much more extreme
situation that can actually occur, and on the other
hand fails to provide a metric that can be captured
in terms of an actual noise specification. As a result
of these flaws, designing SRAMs exclusively based
on the SNM metric leads to overdesign in some
cases, and underdesign in others. For hold analysis,
the extreme noise modeling leads to overdesign,
requiring unnecessary margins that are increasingly
hard to achieve in state-of-the-art technologies and
under aggressive layouts. Read operations assume
infinite access time, causing artificial failures when
a state-flip would only occur after the de-assertion
of the word line (WL), while not taking into account
the time-dependent discharge of the bitlines (BL) or
any coupling effects during signal transistions. Write
SNM analysis, while also disregarding the dynamic
behavior of the system, can further lead to missed
write failures due to the assumed infinite write pulse,
as the actual access time may be too short to cause
a state flip.
Accordingly, several groups have started to focus
on developing methods to evaluate the dynamic
stability of SRAMs and define dynamic noise mar-
gins [2]–[5], [9]–[12], [16]. Dynamic noise analysis
most often introduces noise as a time-variant current
pulse applied to one or more circuit nodes. This
enables modeling physical noise sources, such as
particle strikes and coupling. In addition, actual
access operations can be simulated by applying read
and write operations to the full array architecture.
Finally, alternative SRAM implementations, which
rely on various dynamic operations or behavior
during access or state variation, can be correctly
modeled for an impartial comparison.
Whereas dynamic stability analysis provides
many levels of improvement and accuracy over
static metrics, it also adds inherent complexity.
Evaluating the stability of an SRAM topology with
a static metric is straightforward, based on the µ
and σ of its SNM distribution. However, dynamic
stability lacks a universally accepted definition, and
furthermore depends on many varying factors for
analysis, such as the duration of access pulses and
the exact attributes of a noise event. The most well
known definitions of SRAM dynamic stability are
those described in [26] and [27], providing a failure
criterion for an SRAM array under noise or an
access operation. While these definitions provide
a means to estimate the yield of a given design,
operated at a specific voltage, speed, etc., they
do little to provide insight into the actual causes
of failure, and therefore are ineffective as a tool
for improving a design. The additional information
provided by DNM measurements can fill this gap.
Several groups have provided definitions for
DNM; however, none of these has yet to emerge
as a clear cut winner. Lostroh introduced the noise
immunity curve (NIC) in his groundbreaking paper
from 1979 [7], presenting a shmoo plot showing
regions of failure and success for a logic gate
in the presence of a trapezoidal noise pulse of a
given amplitude and duration. Zurada [28] displayed
dynamic (AC) VTCs for logic gates, which led to
Ding’s definition of maximum square based dy-
namic noise margins [4]. However, these definitions
do not sufficiently capture the dynamic requirements
of SRAM stability, leading to Dong’s definition
of DNM [5], as the margin of time between the
applied pulse and the minimum time to cause a state
flip (in write) or maintain data retention (in read).
Wang [12] proposes a similar model for write DNM,
modeling the injected current waveforms during a
write access and measuring the critical time for a
successful write operation. Sharifkhani [10] invokes
small signal loop-gain analysis to show the existence
of stable states and rigorous state space analysis
to test dynamic stability criteria. Wieckowski, et
al. [11], define separatrix affinity as a metric for
measuring the dynamic stability of SRAM cells,
including non-standard topologies, such as their
5portless 5T cell.
As a result of the wide array of, often contra-
dicting, definitions for DNM, we have reached the
following conclusions:
• In order to carry out dynamic stability analysis,
no matter what the chosen DNM definition is,
a toolbox of graphs and metrics is required.
• The most important of these tools is the stabil-
ity boundary between the regions-of-attraction
of the stable states. This boundary, better
known as the separatrix, is defined, presented,
and discussed in the next section.
III. SEPARATRIX THEORY
The 6T SRAM bitcell is a dynamic, non-linear,
bi-stable system requiring rigorous non-linear con-
trol theory for mathematical analysis. The behav-
ior of the circuit can be described by choosing
the internal data node voltages (VQ and VQB from
Fig. 1(a)) as the state variables and writing the state
equations [9]:{
∂VQB (t)/∂ (t) = ff (VQ, VQB)
∂VQ (t)/∂ (t) = fb (VQ, VQB)
(1)
where ff (·) is the feed-forward non-linear function
from Q to QB, and fb(·) is the non-linear feedback
function from QB to Q. Bi-stability of this state
space can easily be demonstrated with the butterfly
curve plot of Fig. 1(c). As previously mentioned,
these curves plot the DC characteristics of the cross-
coupled inverters that comprise the circuit. A corol-
lary to this is that these curves also trace the points
at which the derivatives of ff and fb are zero, better
known as the nullcline vectors [11]. Therefore, the
intersections of the nullclines are points at which:{
∂VQB (t)/∂ (t) = ff (vq, vqb) = 0
∂VQ (t)/∂ (t) = fb (vq, vqb) = 0
(2)
such that the points (vq, vqb) are equilibria. There-
fore, the SRAM circuit has three equilibria, denoted
as P0, P1, and PS .
Evaluation of the stability of a particular equilib-
rium point is achieved by analyzing the eigenval-
ues of the Jacobian matrix around the equilibrium
point [29]. For the two extreme points, P0 and
P1, the real part of the Jacobian eigenvalues are
both negative, resulting in stable states; namely the
bitcell’s data ‘0’ and data ‘1’ states, respectively
(designated according to the logic state of node Q).
The eigenvalues of the third equilibrium, PS , on the
other hand, have one positive and one negative real
parts, and therefore, this is an unstable equilibrium,
better known as a saddle point.
Plotting the phase portrait of the 6T circuit
provides more insight into these conclusions. The
phase portrait of a balanced 6T bitcell is shown
in Fig. 3(a), with the three equilibria pointed out.
Following the phase vectors in the top left of the
plot will bring the state space to P0, while following
the bottom right vectors will proceed to P1. The
boundary between the regions of convergence (RoC)
or basins of attraction of P0 and P1 is an unstable
manifold made up of phase vectors that lead to PS .
Therefore, a theoretical initial condition upon this
manifold would result in DC convergence at the un-
stable equilibrium; however, any small perturbation
from this manifold will result in convergence at one
of the stable points. This stability boundary is better
known as the separatrix of the system [29].
The importance of the separatrix in dynamic
stability analysis is straightforward. Given an initial
state, for example P1 following a write ‘1’ opera-
tion, an SEU can be simulated. Depending on the
amplitude, duration, shape, and attack point of the
SEU, the state space of the system will be pushed to
a different point on the graph. Following the passing
of this noise event, the circuit will either converge
back to P1 or “flip” and converge to P0, as illustrated
in Fig. 3(b). The condition for state retention or
loss of data is if the state space following the
event crossed the separatrix or not. In a similar
fashion, both read and write operations can be
modeled as a dynamic noise event, and knowledge
of the separatrix enables evaluation of the success
of the operation (i.e. retaining or toggling the stored
data). Therefore, the majority of the DNM metrics,
mentioned in Section II, rely on knowledge of the
separatrix for calculation.
The basic method for separatrix tracing is through
brute-force state space sampling. In this method,
illustrated in Fig. 3(c), the state space is divided into
a dense grid, and a transient simulation is run with
initial conditions for each grid coordinate. The con-
vergence state of each simulation is evaluated, and
accordingly, the RoC of each stable point is mapped,
revealing the separatrix as the boundary between
the two RoCs. This method has often been shown
to be computationally inefficient, with a quadratic
relationship between run-time and accuracy [9]. This
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all but rules out statistical analysis, a mandatory
requirement for high-yield SRAM design.
Accordingly, several methods for the derivation
of the separatrix have been proposed in the recent
past. Zhang [3] developed a closed-form expres-
sion for dynamic stability based on non-linear state
space analysis. However, this analysis was based on
piece-wise linear device models and assumed the
separatrix was a straight line, diagonally separat-
ing the state space along the VQ = VQB vector.
Huang’s group proposed an algorithm for separa-
trix tracing, based on only two transient simula-
tions [5], [9]. They choose an initial point on the
separatrix (such as the non-stable equilibrium) and
integrate backwards to reveal the entire manifold.
This analysis introduces variability into the SRAM
model, displaying the effect of device mismatch
on the separatrix. However, their algorithm requires
the extraction of a modified dynamic system that
allows the backward integration. This is a non-
trivial operation and may not be adaptable to high-
complexity device models, such as BSIM4. In [2],
the separatrix is approximated as two line segments
based on dynamic analysis and alpha-power law
device models. Finally, in [11], a black box method
for stability analysis is developed with a method for
separatrix tracing without the need for any transient
analyses or DC convergence by representing each
initial condition in the state-space grid with a circuit
model.
While these works propose very efficient methods
for separatrix tracing, each with its specific advan-
tages (summarized in Table I for the equivalent of
N ×N brute-force accuracy), none of them provide
TABLE I
COMPARISON BETWEEN SEPARATRIX TRACING ALGORITHMS
Method # Sims Accuracy Solver Model Topology
Brute Force N2 transients High Standard Any Any
Zhang [3] Analytical
solution
Low None Simple Only 6T
Huang
[5], [9], [13]
2 DC Sweeps,
2 transients
Low Custom Custom Only
specific
Wieckowski
[11]
N2 DC Ops Medium
to High
Standard Any Only 2D
lumped cap
This work O(NlogN)
transients
High Standard Any Any
a method as simple and modular as the brute force
sampling method, but with short enough run times
to enable statistical stability analysis. The follow-
ing subsection presents our algorithm for separatrix
tracing, providing a uniform solution for all of these
requirements.
IV. PROPOSED ALGORITHM
The proposed algorithm is presented below in two
parts. Algorithm 1 provides the frame procedure
that controls the simulation flow, while Algorithm 2
describes the subroutine for finding the separatrix in
proximity to a given point. As inputs, the procedure
accepts the netlist of the bitcell, comprised of device
models from any technology, in addition to the target
supply voltage, and two configuration parameters –
the resolution (xstep) and the error tolerance (dtol)
of the output.
An initial guess is taken for the first point on
the separatrix. This point can have any value, but
for symmetry, we show the initial VQ value to be
7Algorithm 1 Modular Separatrix Tracing
Require: Define process technology, bitcell netlist,
VDD, resolution (xstep), and tolerance (dtol)
1: Guess initial point, pg0 = (VDD/2, y
g
0)
2: Find point pu0 = (VDD/2, y
u
0 ) on separatrix
according to Algorithm 2.
3: for i = 1; i ≤ VDD/2xstep; i = i+ 1 do
4: Set x− = VDD/2− i · xstep;
x+ = VDD/2 + i · xstep
5: Guess: pg− = (x
g
−, y
g
−); p
g
+ = (x
g
+, y
g
+),
where yg− and y
g
+ are set according to a
linear approximation of previous points on
the separatrix.
6: Find points pu− = (x−, y
u
−) and p
u
+ = (x+, y
u
+)
on separatrix according to Algorithm 2.
7: Add points pu− and p
u
+ to Separatrix trace.
8: end for
at the middle of the voltage swing (VDD/2), and
lacking additional knowledge about the cell, the
arbitrary point pg0 = (x0, y
g
0) = (VDD/2, VDD/2),
could be used, where p denotes a point in the
state-space with coordinates (xi, yi)=(VQ, VQB) and
the superscript g denotes a guess. Using this initial
guess, a point with pu0 = (x0, y
u
0 ) within dtol of the
separatrix is found according to Algorithm 2, with
the superscript u denoting a point on the unstable
manifold. Subsequently, x0 is both incremented and
decremented by xstep and y
g
+/y
g
− are approximated
at 45◦/225◦ angles from pu0 . Algorithm 2 is again
invoked for these guesses, and additional points
within dtol of the separatrix are added to the solution
vector. This procedure is repeated until the full
voltage swing is covered, using linear approximation
from the previous points on the separatrix to provide
initial guesses at the next increments of xi.
The subroutine, presented here as Algorithm 2,
receives an initial guess, pg = (x, yg), and returns
a point pu = (x, yu) that is within dtol of the
separatrix. This is done by running a series of
iterative transient simulations with initial conditions
that are modified according to the convergence of
the previous runs. For example, if the initial guess
converges to the ‘0’ state (above the separatrix),
the next guess is set with yn = yg − ∆Y , where
∆Y is a configurable voltage step (e.g., 0.1 · VDD).
An additional simulation is run with this new point.
If the system converges to the opposite state (‘1’),
the separatrix is on the interval connecting the two
Algorithm 2 Iterative Search for Separatrix
Require: Initial guess pg = (x, yg), and tolerance
(dtol)
1: Set initial tolerance ∆Y and initial conditions:
V0(Q) = x;V0(QB) = y
g
2: Run transient simulation and find convergence
state.
3: Update yg by moving it ∆Y away from conver-
gence state.
4: repeat
5: Run transient simulation and find new con-
vergence state
6: if New and previous convergence states are
the same then
7: Continue increasing yg away from conver-
gence state.
8: else if new and previous convergence states
are different then
9: The separatrix is between the last two
guesses, with a maximum distance of ∆Y
from the last guess.
10: Update yg toward the previous guess
∆Y = ∆Y/2
11: end if
12: until ∆Y ≤ dtol
13: Return the point on the separatrix: pu = (x, yg)
guesses. If, however, the system converges to the
same state (‘0’), the separatrix is still below the
guess, and therefore, another guess is taken with
a further decreased y value. Once it is known that
the separatrix is on a finite interval between two y
values, a simple binary search is applied until the
voltage step (∆Y ) between subsequent guesses is
smaller than dtol. This procedure is illustrated in
Fig. 4.
It is important to note that this algorithm is
both highly configurable and enables parallelism for
distributed calculation. Following an initial run on
a given topology, parameters, such as yg0 , the initial
value of ∆Y , the angle for the guess of the first step,
xstep, and dtol can be updated to provide a sufficient
result with even lower runtime. The increasing and
decreasing searches (x+ and x−, respectively) are
independent of each other, and the algorithm can
be further modified by providing n initial guesses
and advancing outward in 2n independent processes.
Therefore, the overall procedure can be linearly ac-
8guess 1
Δ
Y
Δ
Y
/2
guess 2
guess 3
guess 4
guess 5
Δ
Y Δ
Y
/4
(x,yg)
(x,yu)
Fig. 4. Illustrative example of the operation of Algorithm 2.
0 0.2 0.4 0.6 0.8 1
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
VQ (V)
V Q
B 
(V
)
 
 
Balanced Bitcell − Algorithm
Balanced Bitcell − Brute Force
Pull−Down Mismatch − Algorithm
Pull−Down Mismatch − Brute Force
Pull−Up Mismatch − Algorithm
Pull−Up Mismatch − Brute Force
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celerated with the use of multi-cored architectures.
V. IMPLEMENTATION RESULTS AND
STATISTICAL DISTRIBUTIONS
The proposed algorithm was implemented as a
Matlab script running Cadence Spectre simulations
on a commercial 40 nm CMOS technology based
on BSIM4 models. The sampling density of our
algorithm is based on two parameters: resolution
and accuracy. The resolution is the distance be-
tween samples on one of the axes (e.g. distance
between points on the Q axis), and the accu-
racy is the maximum proximity to the separa-
trix in direction of the other axis (QB) for each
sample. For example, when searching for a point
TABLE II
COMPARISON WITH BRUTE-FORCE EXTRACTION
Method # Simulations Run Time
Brute Force 10,201 755 min
Balanced Bitcell 101 7.48 min
Pull-Down Mismatch 413 30.65 min.
Pull-Up Mismatch 422 31.29 min.
on the separatrix with VQ=400 mV with an accu-
racy of 1% and a 1 V supply, the resulting point
(e.g. (VQ, VQB)=(0.400,0.523) ) is less than 1% ·
VDD=10 mV away from the actual separatrix in the
vertical (QB) direction. Therefore, for comparison
with a 10 mV brute-force sampling grid at VDD=1 V,
our algorithm is run with a 10 mV resolution and 1%
accuracy.
The results of this comparison are shown in
Fig. 5 for three standard 6T cell examples. As
expected, the trivial, albeit non-physical, example of
a perfectly balanced 6T cell displays a 45◦ separatrix
for both methods. In fact, when only taking global
variations into consideration, the resulting separatrix
for any symmetric bitcell is very trivial. The more
interesting cases are the actual, realistic circuits with
some degree of mismatch between devices. For an
initial demonstration of the resulting separatrix in
such a case, two asymmetric examples are shown
– one with 10% size mismatch between the pull-
down NMOS devices (M1 and M4) and the other for
10% mismatch between the pull-up PMOS devices
(M3 and M6). In these cases, the probability to find
exact points on the separatrix is very small, such
that the brute-force, reference separatrix points in
Fig. 5 represent the border between initial conditions
that converged to ‘0’ and those that converged
to ‘1’, or in other words, up to 10 mV from the
actual separatrix. The results from our algorithm
are shown to very closely match the brute-force
extraction, despite requiring just 4% of the run time,
as summarized in Table II1.
The examples in Fig. 5 emphasize that the true
importance of separatrix analysis emerges under
mismatch variations, which cause a skew from the
trivial 45◦ manifold. The efficiency of the proposed
algorithm provides the ability to extract and display
separatrices under statistical mismatch distributions,
1All run-times are provided for single-threaded, serial computations
for an impartial comparison. Both the brute-force and the proposed
algorithm benefit from a linear speedup through parallelization.
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Fig. 6. MC statistical distributions of the separatrices of a standard 40 nm 6T bitcell with 0.5% accuracy. Plots include 1k samples taking
into consideration both global variations and local mismatch at room temperature (25◦C). Measured runtimes are for serial (single-thread)
execution.
thereby providing both insight into circuit behavior
and a basis for advanced dynamic stability analysis.
Fig. 6(a) displays the separatrices of 1k MC samples
of a 40 nm 6T SRAM bitcell with a nominal 1 V
supply. This plot shows the significant skew that oc-
curs to the RoCs of the stable states under mismatch
variation. This skew increases as the supply voltage
is scaled, as can be seen in Fig. 6(b) and Fig. 6(c)
for a 650 mV and a 300 mV supply, respectively.
These plots were extracted with 1% accuracy and a
resolution of 0.1·VDD (i.e., 10 points per separatrix),
requiring 1–4 minutes (using a single thread) to ex-
tract the separatrix for each sample. For comparison,
using the brute-force method would require over 165
minutes per sample or approximately 115 days to
extract Fig. 6(a) at a similar resolution and accuracy,
for a speedup of over 1000×2.
VI. SEPARATRIX OF ALTERNATIVE SRAM
TOPOLOGIES
The previous section presented our proposed al-
gorithm and displayed the effects of device mis-
match on the characteristics of the separatrix for a
standard, symmetric 6T SRAM bitcell. However, as
extensively described by Calhoun and Chandrakasan
in [32], this traditional circuit is limited to above-
threshold supply voltages of around 0.7 V or higher.
2Note that this speedup is resolution and accuracy dependent.
Whereas the Brute-Force method requires an increased number of
simulations that is quadratically proportional to increased accuracy,
the number of simulations only logarithmically increases for the
proposed algorithm, and can be even lower through dynamically
updating the search parameters.
Accordingly, recent years have shown many pro-
posals for novel SRAM bitcell circuits, most of
which are based on the cross-coupled 6T circuit
core, but several of which are significantly differ-
ent. Separatrix extraction is a central and essential
component in the analysis of such circuits; however,
in the majority of these works, these curves were not
presented, and none of these publications included
separatrix extraction under local mismatch.
In this section we revisit three of these alternative
SRAM topologies, implementing them in a scaled
40 nm process, and plotting an MC distribution of
their separatrices at sub-threshold operating volt-
ages. The goal of this discussion is to display the
modularity of the proposed algorithm, demonstrat-
ing its seamless application to non-standard topolo-
gies, while emphasizing the importance of separatrix
distribution at scaled nodes and low supply voltages.
We argue that all future analysis of dynamic stability
should take these distributions into consideration, as
they extremely influence the integrity of the results.
Schematics of the three chosen topologies are
shown in Fig. 7. These topologies include:
• A Schmitt Trigger based 10T bitcell (Fig. 7(a))
proposed in [30], allowing bit interleaving and
differential read, was shown to operate robustly
at 160 mV in 0.13 µm CMOS.
• A variation tolerant, single-ended 6T bitcell
(Fig. 7(b)) proposed in [31], includes a comple-
mentary transmission gate and gated supplies to
achieve full functionality at 193 mV in 0.13 µm
CMOS.
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Fig. 7. Schematics of previously published alternative sub-threshold SRAM bitcells.
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Fig. 8. MC statistical distributions of the separatrices of alternative sub-threshold SRAM bitcells, implemented in a standard 40 nm CMOS
process. All plots show 1000 MC samples with 0.5% accuracy and a resolution of VDD/10.
• A 9T Supply-Feedback (SFSRAM) bitcell
(Fig. 7(c)) [18], utilizes internal feedback
to gate VDD for increased write margins and
decreased leakage, and was shown to operate
robustly at 250 mV in 40 nm CMOS.
These topologies were chosen, as opposed to
other popular sub-threshold implementations (such
as [32]), as their core device composition differs
significantly from the standard 6T topology, already
discussed extensively in the previous section. The
separatrix spreads of these bitcells, implemented in
40 nm CMOS, are shown in Fig. 8 for 1k MC
samples at 0.5% accuracy. The Schmitt Trigger
(Fig. 8(a)) and Single-Ended (Fig. 8(b)) bitcells
were operated at 200 mV, whereas the SFSRAM
(Fig. 8(c)) was operated at 250 mV, as this was its
previously presented lower functionality limit. All
three plots show clearly separated RoCs, demon-
strating bi-stability, albeit with significantly wide
distributions, showing susceptibility to SEUs, as
well as significantly asymmetric dynamic access
behavior.
VII. CONCLUSIONS
This paper proposed a novel algorithm for SRAM
separatrix tracing, a mandatory component of dy-
namic stability analysis. The algorithm was shown
to be extremely modular, allowing simple applica-
tion to any bitcell topology, while enabling simu-
lation with accurate, industry standard technology
models. For the first time, Monte Carlo statistical
distributions of SRAM separatrices were displayed,
emphasizing the importance of these plots, espe-
cially at scaled technologies and under low supply
voltages. The proposed algorithm provides as much
as a 1000× speedup, as compared to traditional
brute-force separatrix tracing, with many configu-
ration options and parallel computing capabilities.
11
ACKNOWLEDGMENTS
We would like to thank Mr. O. Sharon for his
intensive work in developing the algorithm and Prof.
Alexander Fish and Prof. Andreas Burg for their
advice and mentoring in carrying out this work.
REFERENCES
[1] International Technology Roadmap for Semiconductors 2013
edition. [Online]. Available: http://www.itrs.net
[2] E. I. Vatajelu, G. Panagopoulos, K. Roy, and J. Figueras,
“Parametric failure analysis of embedded SRAMs using fast
& accurate dynamic analysis,” in Test Symposium (ETS), 2010
15th IEEE European. IEEE, 2010, pp. 69–74.
[3] B. Zhang, A. Arapostathis, S. Nassif, and M. Orshansky, “An-
alytical modeling of SRAM dynamic stability,” in Proceedings
of the 2006 IEEE/ACM international conference on Computer-
aided design. ACM, 2006, pp. 315–322.
[4] L. Ding and P. Mazumder, “Dynamic noise margin: definitions
and model,” in VLSI Design, 2004. Proceedings. 17th Interna-
tional Conference on. IEEE, 2004, pp. 1001–1006.
[5] W. Dong, P. Li, and G. M. Huang, “SRAM dynamic stability:
theory, variability and analysis,” in Computer-Aided Design,
2008. ICCAD 2008. IEEE/ACM International Conference on.
IEEE, 2008, pp. 378–385.
[6] E. Seevinck, F. J. List, and J. Lohstroh, “Static-noise margin
analysis of MOS SRAM cells,” Solid-State Circuits, IEEE
Journal of, vol. 22, no. 5, pp. 748–754, 1987.
[7] J. Lohstroh, “Static and dynamic noise margins of logic cir-
cuits,” Solid-State Circuits, IEEE Journal of, vol. 14, no. 3, pp.
591–598, 1979.
[8] J.-S. Yuan and L. Yang, “Teaching digital noise and noise
margin issues in engineering education,” Education, IEEE
Transactions on, vol. 48, no. 1, pp. 162–168, 2005.
[9] G. M. Huang, W. Dong, Y. Ho, and P. Li, “Tracing SRAM
separatrix for dynamic noise margin analysis under device
mismatch,” in Behavioral Modeling and Simulation Workshop,
2007. BMAS 2007. IEEE International. IEEE, 2007, pp. 6–10.
[10] M. Sharifkhani and M. Sachdev, “SRAM cell stability: A
dynamic perspective,” Solid-State Circuits, IEEE Journal of,
vol. 44, no. 2, pp. 609–619, 2009.
[11] M. Wieckowski, D. Sylvester, D. Blaauw, V. Chandra, S. Id-
gunji, C. Pietrzyk, and R. Aitken, “A black box method for
stability analysis of arbitrary SRAM cell structures,” in Pro-
ceedings of the Conference on Design, Automation and Test in
Europe. European Design and Automation Association, 2010,
pp. 795–800.
[12] J. Wang, S. Nalam, and B. H. Calhoun, “Analyzing static
and dynamic write margin for nanometer SRAMs,” in Low
Power Electronics and Design (ISLPED), 2008 ACM/IEEE
International Symposium on. IEEE, 2008, pp. 129–134.
[13] Y. Zhang, P. Li, and G. M. Huang, “Separatrices in high-
dimensional state space: system-theoretical tangent computation
and application to SRAM dynamic stability analysis,” in Design
Automation Conference (DAC), 2010 47th ACM/IEEE. IEEE,
2010, pp. 567–572.
[14] R. Garg, P. Li, and S. P. Khatri, “Modeling dynamic stability
of SRAMs in the presence of single event upsets (SEUs),” in
Circuits and Systems, 2008. ISCAS 2008. IEEE International
Symposium on. IEEE, 2008, pp. 1788–1791.
[15] E. I. Vatajelu, A´. Go´mez-Pau, M. Renovell, and J. Figueras,
“Transient noise failures in SRAM cells: dynamic noise margin
metric,” in Test Symposium (ATS), 2011 20th Asian. IEEE,
2011, pp. 413–418.
[16] J. Mezhibovsky, A. Teman, and A. Fish, “State space modeling
for sub-threshold SRAM stability analysis,” in Circuits and
Systems (ISCAS), 2012 IEEE International Symposium on.
IEEE, 2012, pp. 1823–1826.
[17] A. Teman, A. Mordakhay, and A. Fish, “Functionality and
stability analysis of a 400mv quasi-static RAM (QSRAM)
bitcell,” Microelectronics Journal, vol. 44, no. 3, pp. 236–247,
2013.
[18] A. Teman, L. Pergament, O. Cohen, and A. Fish, “A 250 mV
8 kb 40 nm ultra-low power 9T supply feedback SRAM (SF-
SRAM),” Solid-State Circuits, IEEE Journal of, vol. 46, no. 11,
pp. 2713–2726, 2011.
[19] A. Teman, A. Mordakhay, J. Mezhibovsky, and A. Fish, “A 40-
nm sub-threshold 5T SRAM bit cell with improved read and
write stability,” 2012.
[20] C. Hill, “Definitions of noise margin in logic systems,” Mullard
Tech. Commun, vol. 89, pp. 239–245, 1967.
[21] J. Lohstroh, E. Seevinck, and J. De Groot, “Worst-case static
noise margin criteria for logic circuits and their mathematical
equivalence,” Solid-State Circuits, IEEE Journal of, vol. 18,
no. 6, pp. 803–807, 1983.
[22] J. R. Hauser, “Noise margin criteria for digital logic circuits,”
Education, IEEE Transactions on, vol. 36, no. 4, pp. 363–368,
1993.
[23] E. Grossar, M. Stucchi, K. Maex, and W. Dehaene, “Read
stability and write-ability analysis of SRAM cells for nanometer
technologies,” Solid-State Circuits, IEEE Journal of, vol. 41,
no. 11, pp. 2577–2588, 2006.
[24] K. Takeda, H. Ikeda, Y. Hagihara, M. Nomura, and H. Kobatake,
“Redefinition of write margin for next-generation SRAM and
write-margin monitoring circuit,” in Solid-State Circuits Con-
ference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE
International. IEEE, 2006, pp. 2602–2611.
[25] C. Wann, R. Wong, D. Frank, R. Mann, S.-B. Ko, P. Croce,
D. Lea, D. Hoyniak, Y.-M. Lee, J. Toomey et al., “SRAM
cell design for stability methodology,” in VLSI Technology,
2005.(VLSI-TSA-Tech). 2005 IEEE VLSI-TSA International
Symposium on. IEEE, 2005, pp. 21–22.
[26] S. Mukhopadhyay, H. Mahmoodi, and K. Roy, “Modeling
of failure probability and statistical design of SRAM array
for yield enhancement in nanoscaled CMOS,” Computer-Aided
Design of Integrated Circuits and Systems, IEEE Transactions
on, vol. 24, no. 12, pp. 1859–1880, 2005.
[27] D. Khalil, M. Khellah, N.-S. Kim, Y. Ismail, T. Karnik, and
V. De, “Accurate estimation of SRAM dynamic stability,” Very
Large Scale Integration (VLSI) Systems, IEEE Transactions on,
vol. 16, no. 12, pp. 1639–1647, 2008.
[28] J. M. Zurada, Y. S. Joo, and S. V. Bell, “Dynamic noise margins
of MOS logic gates,” in Circuits and Systems, 1989., IEEE
International Symposium on. IEEE, 1989, pp. 1153–1156.
[29] H. K. Khalil, Nonlinear systems. Prentice hall Upper Saddle
River, 2002, vol. 3.
[30] J. P. Kulkarni, K. Kim, and K. Roy, “A 160 mV robust schmitt
trigger based subthreshold SRAM,” Solid-State Circuits, IEEE
Journal of, vol. 42, no. 10, pp. 2303–2313, 2007.
[31] B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, “A variation-
tolerant sub-200 mV 6-T subthreshold SRAM,” Solid-State
Circuits, IEEE Journal of, vol. 43, no. 10, pp. 2338–2348, 2008.
[32] B. H. Calhoun and A. P. Chandrakasan, “A 256-kb 65-nm sub-
threshold SRAM design for ultra-low-voltage operation,” Solid-
State Circuits, IEEE Journal of, vol. 42, no. 3, pp. 680–688,
2007.
